

# **MSI-P440**

**8-CHANNEL THERMOCOUPLE &  
8-CHANNEL 12-BIT A/D CARD**

## **USER MANUAL**

Revised 10-25-2013

***PC/104 Embedded  
Industrial Analog I/O Series***

### **Microcomputer Systems, Inc.**

1814 Ryder Drive • Baton Rouge, LA 70808

Ph (225) 769-2154 • Fax (225) 769-2155

Email: [staff@microcomputersystems.com](mailto:staff@microcomputersystems.com)

<http://www.microcomputersystems.com>

# **CONTENTS**

<b>I. INTRODUCTION</b>	<b>3</b>
<b>II. HARDWARE DESCRIPTION</b>	<b>5</b>
<b>A. Card Configuration</b>	
<b>B. Card Addressing</b>	
<b>C. Interrupt Connections</b>	
<b>D. Connecting Inputs to J1.</b>	
<b>III. PROGRAMMING</b>	<b>9</b>
<b>A. Control Register Format</b>	
<b>B. Performing a Conversion</b>	
<b>C. Reading the Data Register</b>	
<b>D. Input Data Formats</b>	
<b>E. Power-Down Modes</b>	
<b>F. Example BASIC Program</b>	
<b>G. Example 'C' Program Sequence</b>	
<b>IV. Temperature vs Thermocouple Input     Voltage (Channels 0 thru 7)</b>	<b>15</b>
<b>V. SPECIFICATIONS</b>	<b>17</b>
<b>APPENDIX</b>	<b>17</b>

## **Circuit Diagram of MSI-P440**

See P440-1.pdf and P440-2.pdf

## I. INTRODUCTION

The MSI-P440 is a low cost, high performance card that provides eight thermocouple inputs and eight 12-bit analog inputs designed for use with all PC/104 embedded systems. Two models provide selections of (a) eight K type thermocouple inputs, or (b) eight K type thermocouple and eight 12-bit channels of analog inputs. Software programmable input ranges are 0-5V, 0-10V,  $\pm 5V$  and  $\pm 10V$  with a linearity of 1/2 LSB.

The thermocouple inputs are conditioned by Analog Devices AD597 devices which provide built-in ice point compensation with temperature proportional operation of 10 mV/ $^{\circ}C$ . The analog inputs are single-ended with an input impedance of 1M $\Omega$ . In addition, a fault condition on any channel will not effect the conversion result on the selected channel. A block diagram of the card is shown below.

The card employs up to two MAX197 eight-channel A/D converters that incorporate a precision 2.5V reference source with buffer amp, an internal 1.56 MHz clock, and successive approximation and internal input track/hold circuitry to




Figure 1. Block Diagram of the MSI-P440.

convert the analog signal of each channel into a 12-bit digital signal. Low span and offset errors result in no adjustments being required for these functions. Typical total conversion times of 12  $\mu$ s gives a sample rate of 83 ksps for each group of eight channels yielding rates up to 166 ksps for 16 input channels.

The card is I/O mapped using 16-bit addressing to select the input channels and device status. Option jumpers are provided by JP1 for specifying the card address (A4 - A15) and interrupt processing is provided for IRQ4 thru IRQ7 and IRQ9 using options jumpers, as described in the next section.

## II. HARDWARE DESCRIPTION

### A. Card Configuration

The MSI-C440 card is a CMOS design using through-hole and surface-mounted devices. The card configuration is shown in Figure 2 and a circuit diagram of the network is given in the Appendix. Thermocouple input signals for channels 0 thru 7 are applied to connector J1, pins 1 thru 16. Analog input channels 8 thru 15 are applied to connector J1, pins 17 thru 34.

Jumper block JP1 is used for address selection (Pins 1 thru 24) and interrupt configuration (Pins 25 thru 34), as described below.




Figure 2. MSI-P440 card outline.

**B. Card Addressing**

The card address is set by installing appropriate jumpers on JP1, pins 1 thru 24, as shown in Fig. 3. An uninstalled jumper for a given address bit sets the bit to 1 (true) and an installed jumper sets the bit equal to 0 (false). Addresses A4 thru A15 are jumper selectable for defining the *base address* of the card from 0000H to FFF0H on integral 10H boundaries, where H denotes a hexadecimal number. To assign a base address of 3040H, for example, install jumpers JP1-A4, JP1-A5, JP1-A7 thru JP1-A11, JP1-A14 and JP1-A15. Pins 25 thru 34 are used to configure the interrupt connections, if interrupts are used, as described in the Section II.C.

The MAX197 converters each have two registers for performing data conversions, a control output register (C) and a input data register (I). A third register implemented on the card for denoting interrupt status is called the status register. The addresses of the control, input data (C/I) and status for each channel is given in Table 1. The functions of the control, the input data (hi and lo bytes), and status registers are described in the Section III.

	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	INT IN	ENABLE	INT OUT	1 KOhm	IRQ9
	2	4	6	8	10	12	14	16	18	20	22	24	26	28	30	32	34
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	3	5	7	9	11	13	15	17	19	21	23	25	27	29	31	33	
													IRQ4	IRQ5	INT OUT	IRQ6	IRQ7

Figure 3. Jumper block JP1 configuration.

Table 1. Analog Converter Control Register Addresses

Channels	Control Output (C)	Data Input (I)	Status / Bit
0-7	base+0	base+0 (lo) base+1 (hi)	base+8 / 0
8-15	base+2	base+2 (lo) base+3 (hi)	base+8 / 1

### C. Interrupt Connections

Interrupt connections are implemented by pins 25 thru 34 of JP1. The steps in the procedure are as follows.

1) Pin 30 (INT OUT) is the composite interrupt signal from the analog converters (see circuit diagram in Appendix). This is jumpered to a single desired interrupt, IRQ4 thru IRQ9, of JP1 shown in Fig. 3. This connection causes the interrupt selected to be activated when a conversion is performed.

2) If no other cards in the system are using the interrupt line chosen in step 1, proceed to step 3.

Pin 26 of JP1 (INT IN) is used to control the tri-state buffer of INT OUT when other cards are using the same interrupt line chosen in step 1. In this case, connect pins 26 and 28 of JP1. This results in the tri-state buffer of INT OUT being enabled only when an interrupt request is active. The status is then checked to determine which interrupt is active, as described in Section III.

3) Pin 32 of JP1 (1 KOhm pull-down resistor) is used to properly terminate the interrupt line selected in step 1. This pin should be jumpered to the interrupt line on only one card in the system.

### D. Connecting Inputs to J1.

Thermocouple inputs are interconnected to the card via J1 using a flat cable connector. Pin assignments are given in Table 2a.

Table 2a. Connector J1 Thermocouple Inputs.

Input	Pin	Input	Pin
T/C 0 -	J1-16	T/C 4 -	J1-8
T/C 0 +	J1-15	T/C 4 +	J1-7
T/C 1 -	J1-14	T/C 5 -	J1-6
T/C 1 +	J1-13	T/C 5 +	J1-5
T/C 2 -	J1-12	T/C 6 -	J1-4
T/C 2 +	J1-11	T/C 5 +	J1-3
T/C 3 -	J1-10	T/C 7 -	J1-2
T/C 3 +	J1-9	T/C 7 +	J1-1

The analog inputs are interconnected to the card via J1 using a flat cable connector. Pin assignments are given in Table 2b.

Table 2a. Connector J1 Analog Inputs.

Input	Pin	Input	Pin
GND	J1-33		
+5V*	J1-34		
CH 8 -	J1-32	CH 12 -	J1-24
CH 8 +	J1-31	CH 12 +	J1-23
CH 9 -	J1-30	CH 13 -	J1-22
CH 9 +	J1-29	CH 13 +	J1-21
CH 10 -	J1-28	CH 14 -	J1-20
CH 10 +	J1-27	CH 14 +	J1-19
CH 11 -	J1-26	CH 15 -	J1-18
CH 11 +	J1-25	CH 15 +	J1-17

\* +5V is fused for 0.5A



### III. PROGRAMMING

Performing data conversions involves a write operation to the control register of the appropriate MAX197, which selects the mux channel and configures the input mode. The data is then read, lo byte and hi byte, when the conversion has been completed.

#### A. Control Register Format

The control register is an 8-bit (write-only) register that selects the mux channel and mode of the converter. The format is

D7(MSB)	D6	D5	D4	D3	D2	D1	D0(LSB)
PD1	PD0	ACQMOD	RNG	BIP	A2	A1	A0

where

PD1, PD0 select the clock and power down mode (Table 3).

ACQMOD - 0 = internally controlled acquisition,

1 = externally controlled acquisition.

RNG selects the full-scale voltage range (Table 4).

BIP selects unipolar or bipolar conversion mode (Table 4).

A2, A1, A0 select the desired input channel 0-7 of the MAX197.

Table 3. Clock and Power Down Selection

PD1	PD0	DEVICE MODE
0	0	Normal Operation/External Clock Mode
0	1	Normal Operation/Internal Clock Mode
1	0	Standby Power-down (STBYPD); clock unaffected
1	1	Full Power-down (FULLPD); clock unaffected

Table 4. Range and Polarity Selection

BIP	RNG	INPUT RANGE (V)
0	0	0 to 5
0	1	0 to 10
1	0	±5
1	1	±10

The card is designed to operate using the internal clock with PD1 = 0 and PD0 = 1 in normal operation. The internally controlled acquisition (ACQMOD = 0) is normally used .

## **B. Performing a Conversion**

Conversions are initiated with a write operation to the control register (Table 1), which selects the mux channel of the desired MAX197 (U5, Channel 0-7 or U4, Channel 8-15) and configures the device mode. Selecting ACQMOD = 0 in the control register selects the internal acquisition mode. This causes the write to the control register to initiate the acquisition interval whose duration is internally timed. Conversion starts when this six-clock-cycle acquisition interval ends. Writing a new control byte during the conversion cycle will abort the conversion and start a new acquisition interval.

## **C. Reading the Data Register**

Conversions are complete when the appropriate status bit (Table 1) becomes 0 following a write to the control register. Channels 0-7 (U5), for example, are ready when bit 0 at address *base+8* is 0. The data can now be read at the appropriate lo and hi byte addresses for the lo and hi bytes of the channel selected (A2, A1, A0 of the control register). In the case of channels 0-7, addresses *base+0* and *base+1*, respectively, are read.

## **D. Input Data Format**

Unipolar Mode - the output data format is binary. In this case, 0 volts input yields 000H, where H denotes a hexadecimal number. The value increases linearly from 000H to FFFH with increasing input voltage. A +FS input (full-scale +5V or +10V ranges) gives FFFH.

Bipolar Mode - the output data format is twos-complement binary. In this case, a -FS input ( $\pm 5V$  or  $\pm 10V$  ranges) yields 800H. The value increases linearly from 800H toward FFFH as the input voltage changes from -FS toward 0 volts.

At 0 volts input (in the ideal case), the value is 000H. Again, the value increases linearly from 000H toward 7FFH as the input voltage changes from 0 toward +FS volts.

The lo byte read, bits D0 thru D7, of the input data is the low byte B0 thru B7 of the conversion result. The hi byte read of the input data contains bits B8 thru B11 of the conversion result in bits D0 thru D3. Bits D4 thru D7 contain all 0's and all 1's, respectively, for the unipolar and bipolar modes.

## **E. Power-Down Modes**

To save power, the converters can be placed into a low-power shutdown mode between conversions. Two programmable power-down modes are available. Select STDBYPD or FULLPD by programming PD0 and PD1 in the control register. When software power-down is asserted, it becomes effective only after the end of conversion. In both power-down modes, the interface remains active and conversion results may be read. Input overvoltage protection is active. The converter returns to normal operation on the first write to the control register. In STDBYPD each device typically consumes 700uA and in FULLPD 120 uA maximum.

The converter voltage reference remains active in STDBYPD. This is a DC power state that does not degrade after power-down of any duration and any sampling rate can be used without regard to start-up delays. In FULLPD, however, start-up delays will effect the conversion. It is recommended when using this mode that a STDBYPD power-down cycle be performed prior to starting conversions to allow the reference voltage to stabilize.

Selecting STDBYPD on every conversion automatically shuts the MAX197 down after each conversion without requiring any start-up time on the next conversion.

## F. Example BASIC Program

A simple BASIC program that continually inputs channels 0 thru 7 for the 5V unipolar mode and lists the results to the console is given below.

```
10 BASEADDR=&H300 'insert jumpers A4 thru A7, A10 thru A15
20 CBYTE = &H40 'Control Byte for 5V Unipolar Mode
30 FOR I = 0 TO 7
40 OUT BASEADDR,CBYTE+I 'Write Control Byte
50 WHILE (INP(BASEADDR+8) AND 1)=1:WEND 'Test Status
60 X=INP(BASEADDR) 'Read LO Byte
70 Y=INP(BASEADDR+1) 'Read HI Byte
80 X=X+256*(Y AND &HF) 'Mask off 4 MSB's of HI Byte
90 'Print CH0-CH4, Linefeed, CH4-CH7
100 IF I=3 OR I=7 THEN PRINT HEX$(X) ELSE PRINT HEX$(X),
110 NEXT
120 PRINT""
130 GOTO 30 'Go Again
```

## G. Example 'C' Program Sequence

For a simple 'C' program illustration using software polling of the device status, consider a case with the following parameters and events.

- 1) A base address for the card of 7FF0H (insert jumper A15).
- 2) Read A/D channel 3 (input to U5) in the +5V unipolar mode and store the result in CH\_3\_INPUT.
- 3) Read A/D channel 9 (input to U4) in the  $\pm 10$ V bipolar mode and store the result in CH\_9\_INPUT.

A simple program sequence for this operation is

```
/* Constant declarations */
```

#define base_address	0x7ff0	/* card base address */
#define control_byte_5	0x40	/* control byte for +5V range */
#define control_byte_5B	0x48	/* control byte for $\pm 5$ V range */
#define control_byte_10	0x50	/* control byte for +10V range */
#define control_byte_10B	0x58	/* control byte for $\pm 10$ V range */
#define delay_count	1000	/* delay count for converter time-out */

```

/* Memory assignments */

    int A_D_value, CH_3_INPUT, CH_9_INPUT;

/* Routine to input A/D channel CHAN(0-15) for control byte C_BYTE and
returns 0 on a converter time-out error. Stores converted value in
A_D_value */
int input_A_D( int CHAN, int C_BYTE )
{
    int converter_error, a, i, ch_group;

    if( 0 <= CHAN && CHAN < 8 ) ch_group = 0;
    else if( 7 < CHAN && CHAN < 16 )
        {ch_group = 2; CHAN = CHAN - 8;}
    outp( base_address+ch_group, C_BYTE + CHAN ); //write control byte
    if( ch_group < 1 ) a = 1; //Ch 0-7
    else a = 2; //Ch 8-15
    i=0;
    do++;
    while ( (inp(base_address + 8) & a) && i < delay_count );
    if( i == delay_count ) converter_error = 1; /* converter time-out error */
    else converter_error = 0;
    A_D_value = inp( base_address + ch_group ); /* get converter value */
    A_D_value = A_D_value + ((inp(base_address + ch_group + 1) &
        0xf)<<8);
    return( converter_error );
}

void main( void)
{
    .
    .
    /* Input channel 3 for +5V range and store if no time_out error */
    if( !input_A_D( 3, control_byte_5 ) ) CH_3_INPUT = A_D_value;;

    /* Input channel 9 for ±10V range and store if no time_out error */
    if( !input_A_D( 9, control_byte_10B ) ) CH_9_INPUT = A_D_value;;
    .
    .
}

```

The function *input\_A\_D( int CHAN, int C\_BYTE )* above is written in general terms to permit calls from the main routine or from other user defined functions by simply using the appropriate CHAN and C\_BYTE values for the input channel desired and the desired input range.

## IV. Temperature vs Thermocouple Input Voltage (Channels 0 thru 7)

The temperature of a thermocouple input on any of channels 0 thru 7 is determined from the voltage that is read on its associated channel. In the case of a K type thermocouple, the voltage varies from -1446 mV to 12428 mV for temperatures of -200°C to 1250°C, respectively. Table 5 gives the temperature vs voltage outputs for both J type and K type thermocouples. In the case of both J type and K type thermocouples, the temperature is approximately given by

$$\text{Temperature } ^\circ\text{C} \approx 100 \times (\text{Vin in Volts})$$

The appropriate converter span (0-5V,  $\pm 5\text{V}$ , 0-10V or  $\pm 10\text{V}$ ) should to be chosen for the temperature range that is being monitored.

**Table I. Output Voltage vs. Thermocouple Temperature**

Thermocouple Temperature °C	Type J Voltage mV	AD596 Output mV	Type K Voltage mV	AD597 Output mV
-200	-7.890	-1370	-5.891	-1446
-180	-7.402	-1282	-5.550	-1362
-160	-6.821	-1177	-5.141	-1262
-140	-6.159	-1058	-4.669	-1146
-120	-5.426	-925	-4.138	-1016
-100	-4.632	-782	-3.553	-872
-80	-3.785	-629	-2.920	-717
-60	-2.892	-468	-2.243	-551
-40	-1.960	-299	-1.527	-375
-20	-.995	-125	-.777	-191
-10	-.501	-36	-.392	-96
0	0	54	0	0
10	.507	146	.397	97
20	1.019	238	.798	196
25	1.277	285	1.000	245
30	1.536	332	1.203	295
40	2.058	426	1.611	395
50	2.585	521	2.022	496
60	3.115	617	2.436	598
80	4.186	810	3.266	802
100	5.268	1006	4.095	1005
120	6.359	1203	4.919	1207
140	7.457	1401	5.733	1407
160	8.560	1600	6.539	1605
180	9.667	1800	7.338	1801

**Table I. Output Voltage vs. Thermocouple Temperature (Con't.)**

<b>Thermocouple Temperature °C</b>	<b>Type J Voltage mV</b>	<b>AD596 Output mV</b>	<b>Type K Voltage mV</b>	<b>AD597 Output mV</b>
200	10.777	2000	8.137	1997
220	11.887	2201	8.938	2194
240	12.998	2401	9.745	2392
260	14.108	2602	10.560	2592
280	15.217	2802	11.381	2794
300	16.325	3002	12.207	2996
320	17.432	3202	13.039	3201
340	18.537	3402	13.874	3406
360	19.640	3601	14.712	3611
380	20.743	3800	15.552	3817
400	21.846	3999	16.395	4024
420	22.949	4198	17.241	4232
440	24.054	4398	18.088	4440
460	25.161	4598	18.938	4649
480	26.272	4798	19.788	4857
500	27.388	5000	20.640	5066
520	28.511	5203	21.493	5276
540	29.642	5407	22.346	5485
560	30.782	5613	23.198	5694
580	31.933	5821	24.050	5903
600	33.096	6031	24.902	6112
620	34.273	6243	25.751	6321
640	35.464	6458	26.599	6529
660	36.671	6676	27.445	6737
680	37.893	6897	28.288	6944
700	39.130	7120	29.128	7150
720	40.382	7346	29.965	7355
740	41.647	7575	30.799	7560
750	42.283	7689	31.214	7662
760	-	-	31.629	7764
780	-	-	32.455	7966
800	-	-	33.277	8168
820	-	-	34.095	8369
840	-	-	34.909	8569
860	-	-	35.718	8767
880	-	-	36.524	8965
900	-	-	37.325	9162
920	-	-	38.122	9357
940	-	-	38.915	9552
960	-	-	39.703	9745
980	-	-	40.488	9938
1000	-	-	41.269	10130
1020	-	-	42.045	10320
1040	-	-	42.817	10510
1060	-	-	43.585	10698
1080	-	-	44.439	10908
1100	-	-	45.108	11072
1120	-	-	45.863	11258
1140	-	-	46.612	11441
1160	-	-	47.356	11624
1180	-	-	48.095	11805
1200	-	-	48.828	11985
1220	-	-	49.555	12164
1240	-	-	50.276	12341
1250	-	-	50.633	12428



## V. SPECIFICATIONS

**PC/104** 8-bit, stackthrough

### Analog Inputs

Channels	8 to 16 in groups of 8
Converter	MAXIM MAX197
Thermocouple I/F	Analog Devices AD597 (K type)
Analog	
Input Ranges	0-5V, 0-10V, $\pm 5V$ , $\pm 10V$ (Single-ended)
Resolution	12 bits
Conversion Rate	82 ksps per 8 channels
Non-linearity	$\pm 1/2$ LSB
Offset Error	$< 0.5\%$ of Span
Gain Error	$< 0.5\%$ of Span
Signal-to-Noise	70 dB min
Input Resistance	1 M $\Omega$ (Analog Input Channels)

### Internal Reference

Ref Out Voltage	4.096 V $\pm 1.5\%$ max.
Temp. Coeff.	40 ppm/ $^{\circ}C$

### Connectors

J1 (MSI-P440-K/A)	One (1) 30334-5502 or eq. (34-pin)
J1 (MSI-P440-K)	One (1) 30316-5502 or eq. (16-pin)

### Interrupts

Channels	One, sharing with tri-state buffer for IRQ4-7, 9
----------	--

### Option Jumpers

.025" square posts, 0.1" grid

### Electrical & Environmental

+5V @ 50 mA typical
-40 $^{\circ}$ to 85 $^{\circ}$ C

## APPENDIX

### Circuit Diagrams

See P440-1.pdf and P440-2.pdf